

# **Comparative Evaluation of Three-Phase-Unfolder-Based MVAC-LVDC Solid-State Transformers**

Jonas Huber  $\mathbf{\Theta}^1$  $\mathbf{\Theta}^1$ , Uwe Drofenik<sup>2</sup>, Francisco Canales<sup>3</sup>, Johann W. Kolar  $\mathbf{\Theta}^1$ 

<sup>1</sup>ETH Zurich, Switzerland <sup>2</sup> TU Wien, Austria <sup>3</sup>ABB Switzerland Ltd., Switzerland



## **Abstract**

Solid-state transformers (SSTs) for MVac-LVdc conversion, e.g., in future high-power EV charging stations, should feature low conversion losses and low complexity. Therefore, topologies based on a three-phase unfolder, i.e., a six-pulse rectifier, which thus eliminate PFC rectifier input stages and instead rely on modular dc-dc isolation stages for sinusoidal input current shaping, are of high interest. This paper discusses state-of-the-art and new topologies in this category, explains the operating principles of the systems, and, finally, provides a comparative evaluation of the SST topologies concerning realization effort, component stresses, and general complexity.

## **1 Introduction**

Solid-state transformers (SSTs) have been proposed for various applications like traction and future smart grids or dc distribution systems [\[1\]](#page-9-0), [\[2\]](#page-9-1). In particular, SSTs are also considered for supplying low-voltage dc (LVdc) loads from the mediumvoltage ac (MVac) three-phase mains, e.g., highpower EV charging stations [\[3\]](#page-9-2)–[\[5\]](#page-9-3), datacenters [\[6\]](#page-9-4), or electrolyzers [\[7\]](#page-9-5), where in all cases mostly unidirectional power flow is required.

To handle the MV input, SSTs typically employ input-series output-parallel (ISOP) arrangements of converter cells, e.g., in the per-phase branches of the well-known cascaded H-bridge (CHB) structure [\[8\]](#page-9-6). There, each cell contains an active ac-dc PFC rectifier stage and a downstream isolated dc-dc converter. Even if realized with only unidirectional power flow capability [\[9\]](#page-9-7), the complexity is relatively high and each branch processes a single-phase power flow with a correspondingly large fluctuation at twice the mains frequency.

In contrast, this paper discusses SST topologies with a three-phase unfolder stage at the MVac input, i.e., a six-pulse (B6) rectifier [\[3\]](#page-9-2), [\[4\]](#page-9-8), [\[10\]](#page-9-9)–[\[13\]](#page-9-10). Compared to fully phase-modular approaches like the CHB system, the unfolder stage improves the operating conditions of the converter branches that are arranged on the dc side and not directly connected to the MVac grid.<sup>[1](#page-0-0)</sup> The then unipolar (but pulsating) input voltages facilitate the direct application of isolated dc-dc converter cells without ac-dc stages and the processed power is roughly constant. Thus, **Section [2](#page-0-1)** summarizes the known B6-bridge-

based MVac-LVdc SST topologies shown in **Fig. [1](#page-1-0)** and **Section [3](#page-5-0)** introduces the new topologies from **Fig. [2](#page-2-0)**. **Section [4](#page-7-0)** provides a high-level comparative evaluation of all topologies and **Section [5](#page-8-0)** concludes the paper.

## <span id="page-0-1"></span>**2 State-of-the-Art Topologies**

For each considered topology, we introduce an idealized equivalent circuit, which is useful for explaining the operating principles and facilitates the derivation of straightforward yet meaningful indicators for realization efforts and component stresses. In the equivalent circuits (see, e.g., **Fig. [3](#page-2-1)**), controlled current sources model the output branches (OBs), i.e., the ISOP configuration of isolated dc-dc converters that deliver power to the LVdc load, and the injection branches (IBs), i.e., the series connections of half-bridge cells (HBCs) or full-bridge cells

<span id="page-0-0"></span><sup>&</sup>lt;sup>1</sup>Note that there is a structural but not operational similarity to "controlled transition bridge" converters [\[14\]](#page-9-11). Further, there are topologies that integrate a B6 rectifier with a non-modular isolation stage, but these are limited in power rating due to discontinuous input currents [\[5\]](#page-9-3).

<span id="page-1-0"></span>

**Fig. 1:** State-of-the-art MVac-LVdc SST topologies discussed in **Section [2](#page-0-1)**. **(a)** mB6AF; **(b)** mUFR [\[15\]](#page-9-12); **(c)** mIAFR [\[3\]](#page-9-2), [\[10\]](#page-9-9); **(d)** mBR [\[4\]](#page-9-8), [\[11\]](#page-9-13); **(e)** mB3R [\[12\]](#page-9-14), [\[13\]](#page-9-10). **(f)** CHB (for reference). **(g)** Legend.

(FBCs) that only process reactive power. Simple control block diagrams explain the generation of the OB and IB current or voltage references from an exemplary reference power flow,  $P^* = 1$  MW, and for ohmic mains behavior achieved by using the reference conductance  $G^* = P^*/V_{\rm g}^2$   $(V_{\rm g}=10$  kV is the MVac mains line-to-line rms voltage) to obtain phase current references that are proportional to the phase voltages. Further, the mains voltages define the B6 rectifier switching state such that always

the phase with the maximum voltage is connected to the dc-side terminal P and the phase with the minimum voltage to N. It is thus useful to define a mapping of the phase voltages (and currents)  $v_{\rm a}$ ,  $v_{\rm b}$ , and  $v_{\rm c}$  to  $v_{\rm max}$ ,  $v_{\rm mid}$ , and  $v_{\rm min}$  such that  $v_{\text{max}} > v_{\text{mid}} > v_{\text{min}}$ ; the mapping changes in each 60°-wide sector of the mains period.

<span id="page-1-1"></span>**2.1 mB6AF: B6 Rectifier with Active Filter** The mB6AF (**Fig. [1a](#page-1-0)** and **Fig. [3](#page-2-1)**) features a B6 rectifier, one OB that operates from the characteristic

<span id="page-2-0"></span>

**Fig. 2:** Proposed MVac-LVdc SST topologies discussed in **Section [3.](#page-5-0) (a)** mSR; **(b)** mEFUR; **(c)** mVR.

six-pulse-shaped dc-side voltage  $v_{\rm pn} = v_{\rm max} - v_{\rm min}$ , and an ac-side active filter (AF) consisting of three IBs with FBCs.<sup>[2](#page-2-2)</sup> Controlling the OB input current to  $i_{\rm pn}^*=P^*/v_{\rm pn}$  results in constant power flow  $P^*.$ The IB current references are calculated such that the AF compensates harmonic distortions (i.e., the average power processed by the IBs is zero) of the diode rectifier with impressed output current  $i_{\text{pn}}$ , resulting in sinusoidal phase currents and ohmic mains behavior.

<span id="page-2-1"></span>

**Fig. 3:** mB6AF (see **Fig. [1a](#page-1-0)**). **(a)** Idealized equivalent circuit, **(b)** generation of OB and IB current references, and **(c)** simulated key waveforms.

#### **2.2 mUFR: Modular Unfolder Rectifier**

The mUFR shown in **Fig. [1b](#page-1-0)** and in **Fig. [4](#page-3-0)** is a direct extension of the non-modular LV variant proposed in [\[15\]](#page-9-12) to MV applications. In contrast to the mB6AF, the mUFR features two OBs and a thus formed node M. There is no AF (no IBs), but three four-quadrant phase-selector switches (PSSs) can connect one phase terminal at a time to M. The OB currents  $i_{\text{pm}}$  and  $i_{\text{mn}}$  directly define the max. and min. phase currents, respectively, and the PSSs route the current  $i_m = i_{mn} - i_{pm}$  to the mid phase. Whereas thus sinusoidal mains currents result, the two OB input voltages  $v_{\rm pm}$  and  $v_{\rm mn}$  vary widely be-

<span id="page-2-3"></span><span id="page-2-2"></span><sup>&</sup>lt;sup>2</sup>Note that a local, slow control loop regulates the average value of the floating FBC dc capacitor voltage, compensating losses.

<span id="page-3-0"></span>



tween 0 V and  $\sqrt{3/2}V_\text{g}$ , and each OB processes power fluctuating between zero and the total output power.

#### **2.3 mIAFR: Modular Integrated Active Filter Rectifier**

The mIAFR (see **Fig. [1](#page-1-0)** and **Fig. [5a](#page-3-1)**) has been proposed in [\[10\]](#page-9-9) and then analyzed in [\[3\]](#page-9-2); it is a modularized MV version of the well-known LV IAF rectifier [\[16\]](#page-9-15), [\[17\]](#page-9-16). In essence, the ac-side AF of the mB6AF is moved to the dc-side, leaving the operation of the OB with  $i_{\text{pn}}^* = P^*/v_{\text{pn}}$  unchanged. However, three PSSs and two IBs suffice for implementing the AF functionality by injecting a current that is proportional to  $v_{\text{mid}}$  into the mid phase. The IB voltages  $v_{\rm pf}$  and  $v_{\rm fn}$  are always positive and therefore the IBs employ HBCs only.<sup>[3](#page-3-2)</sup> The IB voltages and

<span id="page-3-1"></span>

**Fig. 5:** mIAFR (see **Fig. [1c](#page-1-0)**). **(a)** Idealized equivalent circuit, **(b)** generation of OB and IB current references, and **(c)** simulated key waveforms.

the processed phase current  $i_{mid}$ , advantageously, result in relatively low IB peak power and low power fluctuation. On the other hand,  $v_{\rm pf}$  and  $v_{\rm fn}$  vary between zero and  $\sqrt{3/2}V_\mathrm{g}$  (as the mUFR OB voltages discussed in **Section [2.2](#page-2-3)**) and hence *each* IB requires almost as many converter cells as the OB.

#### **2.4 mBR: Modularized Bridge Rectifier**

An alternative way of utilizing a B6 rectifier has been proposed in [\[4\]](#page-9-8) and analyzed in [\[11\]](#page-9-13): The mBR shown in **Fig. [1d](#page-1-0)** and in **Fig. [6](#page-4-0)** uses the voltages across blocking rectifier diodes as unipolar supply voltages for isolated dc-dc converters connected in parallel to the diodes; i.e., the OBs are integrated into the B6 rectifier, which, advanta-

<span id="page-3-2"></span><sup>&</sup>lt;sup>3</sup>Note that practical realizations require one FBC in each IB to compensate inductive voltage drops [\[3\]](#page-9-2), [\[10\]](#page-9-9).

<span id="page-4-0"></span>

**Fig. 6:** mBR (see **Fig. [1d](#page-1-0)**). **(a)** Idealized equivalent circuit, **(b)** generation of OB and IB current references, and **(c)** simulated key waveforms.

geously, ensures defined voltage sharing among the series-connected diodes. Still, the mains voltages define the conduction state of the B6 bridge and thus which OBs have a non-zero input voltage needed for drawing power. Specifically, the lower diode of the max. phase, the upper diode of the min. phase, and both diodes of the mid phase are blocking. The direction of the mid phase current defines whether the upper or the lower OB should impress this current and thus deliver power to the output, i.e.,  $\delta^*_{\text{mid}} = \text{sign}(v_{\text{mid}}) = \pm 1$  with  $\delta$ denoting the share of the respective phase current provided by the respective lower OB. In contrast,

<span id="page-4-1"></span>

**Fig. 7:** mB3R (see **Fig. [1e](#page-1-0)**). **(a)** Idealized equivalent circuit, **(b)** generation of OB and IB current references, and **(c)** simulated key waveforms.

 $\delta^*_{\max}$  and  $\delta^*_{\min}$  are degrees of freedom (coupled by Kirchhoff's current law in the nodes P and N) that allow optimization of the OB stresses [\[11\]](#page-9-13); here,  $\delta^*_{\max}$  and  $\delta^*_{\min}$  are selected such that the two active OBs (lower OB of the max. phase and upper OB of the min. phase) process equal power. Note that the resulting currents in the conducting diodes are non-zero but lower than in normal B6 operation. However, all 6 OBs must be rated for an input voltage of  $v_{\rm pn} = v_{\rm max} - v_{\rm min}$ , i.e., the line-to-line voltage magnitude, and at any given time, only 3 out of the 6 OBs deliver power to the load.

#### **2.5 mB3R: Modularized B3 Rectifier**

Similarly, the mB3R proposed in [\[12\]](#page-9-14), [\[13\]](#page-9-10) and shown in **Fig. [1e](#page-1-0)** and in **Fig. [7](#page-4-1)** employs a reduced B3 rectifier with isolated dc-dc converters connected in parallel to the diodes. Essentially, a single diode replaces the ac-dc converter stage used in conventional CHB-based SSTs (see **Sec-**

<span id="page-5-2"></span>



**tion [2.6](#page-5-1)**), which comes at the price of large fluctuations of the voltage and power processed by the OBs.

#### <span id="page-5-1"></span>**2.6 CHB: Cascaded H-Bridge SST**

For completeness, **Fig. [1f](#page-1-0)** and **Fig. [8](#page-5-2)** show the wellknown CHB-based SST structure mentioned in the introduction. Unlike in the other topologies, the OBs process ac input voltages and currents, i.e., each cell consists of an ac-dc converter stage (i.e., an FBC) and an isolated dc-dc converter. Being a fully phase-modular system, each OB processes power that shows the characteristic twice-mains frequency fluctuation of single-phase systems.[4](#page-5-3)

## <span id="page-5-0"></span>**3 Proposed Topologies**

This section introduces further MVac-LVdc SST topologies based on a B6 rectifier input stage.

<span id="page-5-4"></span>

**Fig. 9:** mSR (see **Fig. [2a](#page-2-0)**). **(a)** Idealized equivalent circuit, **(b)** generation of OB and IB current references, and **(c)** simulated key waveforms.

#### **3.1 mSR: Modular Swiss Rectifier**

The proposed mSR shown in **Fig. [2a](#page-2-0)** and in **Fig. [9](#page-5-4)** follows from the mIAFR using duality considerations: whereas the mIAFR employs current-sourcetype IBs connected in parallel to the OB, the mSR uses voltage-source-type IBs connected in series to two OBs. The OBs form the dc midpoint M to which the PSS network connects. Structurally, the mSR is a modular extension of the LV Swiss rectifier [\[17\]](#page-9-16). As in the mUFR (see **Section [2.2](#page-2-3)**), the two OBs directly define the phase currents  $i_{\text{max}}$  and  $i_{\text{min}}$ . Connecting the mid phase via the PSSs to M implies large voltages between the B6 bridge's dc terminals and M, which the mSR IBs provide (in contrast to the mUFR, where the OBs are subject to these voltage variations). Specifically, the selected

<span id="page-5-3"></span><sup>4</sup>Alternatively, the power fluctuation could be buffered on the cells' MV side in correspondingly large capacitors.

<span id="page-6-1"></span>

**Fig. 10:** mEUFR (see **Fig. [2b](#page-2-0)**). **(a)** Idealized equivalent circuit, **(b)** generation of OB and IB current references, and **(c)** simulated key waveforms.

IB voltage references  $v_{\rm p}^*$  and  $v_{\rm n}^*$  ensure equal and almost constant OB voltages ( $v_{\rm pn} = v_{\rm mn}$ ).<sup>[5](#page-6-0)</sup> However,  $v_{\rm p}^*$  and  $v_{\rm n}^*$  are ac voltages and hence the IBs must be realized with FBCs. As the IBs reside in the main dc current path (in series to the OBs), they process high power fluctuations, which implies relatively large energy buffering requirements.

#### **3.2 mEUFR: Modular Extended Unfolder Rectifier**

The mEUFR shown in **Fig. [2b](#page-2-0)** and in **Fig. [10](#page-6-1)** combines the mSR's two IBs into a single voltage-

<span id="page-6-2"></span>

**Fig. 11:** mVR (see **Fig. [2c](#page-2-0)**). **(a)** Idealized equivalent circuit, **(b)** generation of OB and IB current references, and **(c)** simulated key waveforms.

source-type IB connected between the dc midpoint M and the star-point S of the PSS network. The two OBs again directly impress the currents of the max. and the min. phase. The IB voltage reference  $v_{\rm sm}^*$  follows from the requirement  $v_{\rm pm} = v_{\rm mn}$ , which implies  $v_{\text{mv}} = 0.5(v_{\text{max}} + v_{\text{min}})$ . However, the IB processes a non-zero average power, i.e., it's FBCs must be connected to isolated dc-dc converters, essentially forming a third OB that contributes to the total output power.

<span id="page-6-0"></span><sup>5</sup>Alternatively, equal power processed by the two OBs (i.e.,  $p_{\text{pm}} = p_{\text{mn}}$ ) could be achieved at the price of increased voltage requirements for the OBs and the IBs.

<span id="page-7-1"></span>

**Fig. 12:** Comparative evaluation. Smaller values indicated more favorable characteristics and the values on each axis are normalized to the respective maximum amongst all topologies; **Fig. [13](#page-8-1)** provides absolute values.

#### **3.3 mVR: Modular Vienna Rectifier**

Connecting the star-point S formed by the three IBs of the mB6AF (see **Section [2.1](#page-1-1)**) to a dc midpoint M formed by two OBs, the mVR topology shown in **Fig. [2c](#page-2-0)** and in **Fig. [11](#page-6-2)** results; the name follows from the close structural similarity to the LV Vienna Rectifier (VR) [\[18\]](#page-9-17). Inspired by an advantageous operating mode of LV VRs using pre-shaped dcside voltages [\[19\]](#page-9-18), the operating mode of the mVR ensures that only two out of the three IBs operate with high-frequency (HF) switching at any given time ("2/3-PWM"): **Fig. [11c](#page-6-2)** confirms that always one IB operates with zero current, i.e., all transistors of the FBCs can be turned off, avoiding switching losses. The price to pay is a minor fluctuation in the powers  $p_{\text{pm}}$  and  $p_{\text{mn}}$  processed by the OBs.

### <span id="page-7-0"></span>**4 Comparative Evaluation**

Based on the idealized equivalent circuits and considering exemplary specifications (10-kV line-to-line

rms grid voltage, 1-MW output power, 1700-V transistors with 70% blocking voltage utilization, nominal maximum modulation index  $M = 0.85, 10\%$ peak-to-peak IB capacitor LF voltage ripple), key indicators for realization efforts and component stresses of all discussed topologies are compared in **Fig. [12](#page-7-1)** and **Fig. [13](#page-8-1)**; the mB6AF is considered as a baseline:  $\sum V_{\text{max}}I_{\text{rms}}$  represents the total installed converter power, i.e., isolated dc-dc converters for OBs, HBCs or FBCs (considering a factor 2 over HBCs) for the IBs. Similarly,  $\sum P_{\text{max}}$  is the sum of the peak power processed by the OBs or IBs,  $P_{\text{max}}/P_{\text{avg}}$  quantifies the utilization of the OBs, and  $\Delta V/V_{\rm max}$  characterizes the input voltage range of the dc-dc converters.  $N_{\text{mod}}$  gives the number of converter modules; for OBs, this corresponds to the number of medium-frequency transformers (MFTs) providing the galvanic separation between the MV and the LV side.  $\sum E_{\text{stor}}$  is the stored capacitive energy (not considering small capacitors

<span id="page-8-1"></span>

**Fig. 13:** Absolute values for the performance indicators used in the comparative evaluation from **Fig. [12](#page-7-1)** for 1-MW output power, 10-kV grid (line-to-line rms), 1700-V transistors (70% blocking voltage utilization), nominal maximum modulation index  $M = 0.85$ , and 10% peak-to-peak IB capacitor LF voltage ripple.

used solely for HF ripple filtering), and  $T_{\rm HF}/T_{\rm sw}$  is the time share during which the IB converter cells switch with HF. Finally, the number of HF-operated transistors (i.e., excluding the PSSs that could be realized with elements of higher blocking voltage and slow switching speeds like 6.5-kV IGBTs), the number of isolated communication links between a central controller and the converter cells, and the number of different power-electronic building block (PEBB) types are given.

Interestingly, the conventional/baseline mB6AF performs very favorably in most dimensions. If PSSs are accepted (despite the potential issues with static and transient voltage sharing among seriesconnected devices), the mIAFR with the AF moved to the dc side is an interesting alternative; the mEUFR features overall fewer converter modules but requires two types of dc-dc converters with different power ratings. The mBR, the mB3R, and also the standard CHB solution $6$  are highly modular

(only one PEBB type), but suffer from relatively low utilization of the installed power electronics. The mSR does not show advantages, mostly because the IBs process the full dc-side current. Finally, the mVR shows very similar performance as the baseline mB6AF, but the "2/3-PWM" operating method reduces the switching losses of the IBs while introducing only a marginal fluctuation of the power processed by the OBs. Note that for many topologies, certain implementation variants and simplifications are conceivable; for example, replacing and/or complementing the diodes of the B6 bridge by anti-parallel switches (e.g., IGBTs, thyristors) facilitates bidirectional power flow.

### <span id="page-8-0"></span>**5 Conclusion & Outlook**

This paper provides an overview on existing and new three-phase-unfolder-based MVac-LVdc SST topologies. Based on idealized equivalent circuits, we explain the basic operating principles and provide a first comparative evaluation considering key

as IBs with FBCs.

<span id="page-8-2"></span><sup>&</sup>lt;sup>6</sup>The ac-dc stages in the converter cells are treated

indicators for the realization efforts, component stresses, and complexity. All in all, some (in particular, the mB6AF, the mIAFR, and the mVR) MVac-LVdc SSTs based on robust three-phase unfolder stages (B6 rectifiers) are interesting alternatives to fully modular systems, especially for high-power applications with (mostly) unidirectional power flow, e.g., for future high-power EV charging stations. Further research should extend the comparative evaluation to SST topologies with a single MFT like [\[20\]](#page-9-19) and hybrid concepts based on low-frequency transformers as discussed in [\[6\]](#page-9-4), e.g., employing 12-pulse rectifiers and active filters. Also, the cost aspect should be considered, whereby concepts requiring only one type of PEBB (like the mBR) might benefit from economies of scale.

### **References**

- <span id="page-9-0"></span>[1] J. Fabre, P. Ladoux, H. Caron, A. Verdicchio, J.-M. Blaquière, et al., "Characterization and implementation of resonant isolated DC/DC converters for future MVdc railway electrification systems," *IEEE Trans. Transport. Electrific.*, vol. 7, no. 2, pp. 854– 869, Jun. 2021.
- <span id="page-9-1"></span>[2] G. Ulissi, S. Kim, and D. Dujic, "Solid-state technology for shipboard DC power distribution networks," *IEEE Trans. Ind. Electron.*, vol. 68, no. 12, pp. 12 100–12 108, Dec. 2021.
- <span id="page-9-2"></span>[3] M. Makoschitz, "Unidirectional medium voltage rectifier utilizing sinusoidal input currents," *Electron. Lett.*, vol. 58, no. 12, pp. 474–476, 2022.
- <span id="page-9-8"></span>[4] S. Götz, "Charging apparatus with a phase unit having multiple strands," U.S. Pat. 10 439 407B2, Oct. 2019.
- <span id="page-9-3"></span>[5] C. Zhang, R. Wang, Z. Shen, T. Sadilek, A. Anurag, and P. Barbosa, "A single-stage threephase isolated AC-DC converter for medium voltage solid state transformer applications," in *Proc. Appl. Power Electron. Conf. Expo. (APEC)*, Orlando, FL, USA, Mar. 2023.
- <span id="page-9-4"></span>[6] J. Huber, P. Wallmeier, R. Pieper, F. Schafmeister, and J. W. Kolar, "Comparative evaluation of MVAC-LVDC SST and hybrid transformer concepts for future datacenters," in *Proc. Int. Power Electron. Conf. (IPEC/ECCE Asia)*, Himeji, Japan, May 2022, pp. 2027–2034.
- <span id="page-9-5"></span>[7] R. Unruh, F. Schafmeister, N. Froehleke, and J. Boecker, "1-MW full-bridge MMC for high-current low-voltage (100V-400V) DC-applications," in *Proc. Power Convers. Intelligent Motion Conf. (PCIM Europe)*, Nuremberg, Germany, Jul. 2020.
- <span id="page-9-6"></span>[8] C. Zhao, D. Dujic, A. Mester, J. K. Steinke, M. Weiss, et al., "Power electronic traction transformer—Medium voltage prototype," *IEEE Trans.*

*Ind. Electron.*, vol. 61, no. 7, pp. 3257–3268, Jul. 2014.

- <span id="page-9-7"></span>[9] W. van der Merwe and T. Mouton, "Solid-state transformer topology selection," in *Proc. IEEE Int. Ind. Techn. Conf. (ICIT)*, Gippsland, Australia, Feb. 2009.
- <span id="page-9-9"></span>[10] M. Hartmann, "Gleichrichterschaltung (in German)," Austria Pat. AT 516 643B1, Feb. 2018.
- <span id="page-9-13"></span>[11] G. Andrioli, S. Calligaro, R. Petrella, J. W. Kolar, and J. Huber, "Analysis and comparative evaluation of a modularized bridge rectifier MVAC-LVDC solid-state transformer," in *Proc. Int. Power Electron. Motion Control Conf. (IPEMC/ECCE Asia)*, Chengdu, China, May 2024.
- <span id="page-9-14"></span>[12] R. Raju, "AC solid-state transformer with DC-DC converters," U.S. Pat. 11 811 301B1, Nov. 2023.
- <span id="page-9-10"></span>[13] R. Raju and J. Leonard, "AC solid-state transformer using DC-DC converters and without added rectifier and inverter stages," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Long Beach, CA, USA, Feb. 2024, pp. 528–532.
- <span id="page-9-11"></span>[14] C. Oates and K. Dyke, "The controlled transition bridge," in *Proc. 17th Europ. Power Electron. Appl. Conf. (EPE/ECCE Europe)*, Geneva, Switzerland, Sep. 2015.
- <span id="page-9-12"></span>[15] W. W. Chen, R. Zane, and L. Corradini, "Isolated bidirectional grid-tied three-phase AC–DC power conversion using series-resonant converter modules and a three-phase unfolder," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9001–9012, Dec. 2017.
- <span id="page-9-15"></span>[16] M. Jantsch and C. W. G. Verhoeve, "Inverters with three phase output and without electrolyte capacitor for improved lifetime, efficiency and costs of grid connected systems," in *Proc. 14th Europ. Photovoltaic Solar Energy Conf.*, Barcelona, Spain, Jun. 1997, pp. 2198–2200.
- <span id="page-9-16"></span>[17] J. W. Kolar and T. Friedli, "The essence of threephase PFC rectifier systems—Part I," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 176–198, Jan. 2013.
- <span id="page-9-17"></span>[18] J. W. Kolar and F. C. Zach, "A novel three-phase utility interface minimizing line current harmonics of high-power telecommunications rectifier modules," *IEEE Trans. Ind. Electron.*, vol. 44, no. 4, pp. 456–467, Aug. 1997.
- <span id="page-9-18"></span>[19] J. A. Anderson, M. Haider, D. Bortis, J. W. Kolar, M. Kasper, and G. Deboy, "New synergetic control of a 20kW isolated VIENNA rectifier front-end EV battery charger," in *Proc. 20th IEEE Workshop Control Modeling Power Electron. (COM-PEL)*, Toronto, Canada, Jun. 2019.
- <span id="page-9-19"></span>[20] M. Glinka and R. Marquardt, "A new AC/AC multilevel converter family," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 662–669, Jun. 2005.