# Novel Single-Stage High-Frequency-Isolated Four-Switch Bidirectional Single-Phase PFC Rectifier 

R. Herzog, D. Menzi, M. Leibl*, J. Huber, and J. W. Kolar<br>Power Electronic Systems Laboratory, ETH Zurich, Switzerland, herzog@lem.ee.ethz.ch<br>*Zünd Systemtechnik AG, Altstätten, Switzerland


#### Abstract

Power Factor Correction (PFC) rectifiers supplying a dc bus common for several variable speed motor drives should provide galvanic isolation and bidirectional power flow capability. State-of-the-art topologies often suffer from two-stage power conversion and/or high active component count. Therefore, this paper investigates a novel single-phase single-stage high-frequencyisolated PFC rectifier with non-pulsating input current and low active component count, i.e., only four standard power transistors with well-defined blocking voltages. The paper systematically explains the operating principle, and derives the main power component voltage and current stresses resulting in design guidelines for the realization of a 2.5 kW prototype system interfacing the European 230 V (rms) single-phase ac grid and an isolated 400 V dc output, which achieves an estimated nominal efficiency close to $\mathbf{9 6 \%}$. Further, the paper details the closed-loop control strategy and proposes a start-up procedure, which are both verified by means of circuit simulations.


## I. Introduction

Power Factor Correction (PFC) rectifiers supplying a standard 400 V dc bus for one or several variable speed motor drives from a $50 \mathrm{~Hz}, 230 \mathrm{~V}$ (rms, line-to-neutral) European singlephase ac grid are required to feature (a) galvanic isolation to enable a flexible grounding of the motor drive inverters and (b) bidirectional power flow to facilitate regenerative braking of the motors [1], [2]. A standard approach to generate such an isolated dc bus voltage employs a two-stage system, i.e., a non-isolated ac-dc front-end PFC rectifier stage and a subsequent High-Frequency (HF) isolated dc-dc converter stage (see Fig. 1a) [3]-[5]. This, however, suffers from high realization effort and component count, and the fact that the power is converted twice ultimately limits the efficiency. Alternatively, single-stage PFC rectifier topologies with HF isolation could be employed, but known topologies [6]-[12] show specific disadvantages: The concepts from [6]-[9] require power transistors with bipolar voltage blocking capability, [9] and [10] allow unidirectional power flow only, and variants like [11], [12] require an excessive number of power transistors.
Current research therefore aims at identifying new singlephase single-stage HF-isolated PFC rectifiers with low active component count and low complexity. Based on a systematic method for generating new power converter circuit topologies, [13] has proposed the novel converter circuit depicted in Fig. 1b: Advantageously, the required functionality, i.e., PFC, HF isolation, and single-stage power conversion, can be achieved with only four standard power transistors subject to well-defined blocking voltages. However, [13] does not give a detailed description of the operating principle and the control concept, nor design guidelines. Thus, this paper provides all relevant aspects for a practical realization of this new converter topology. First, Section II systematically derives the operating principle.


Fig. 1. Single-phase HF-isolated PFC rectifier topologies: (a) State-of-the-art topology with two-stage power conversion (i.e., a PFC rectifier front-end and an isolated dc-dc stage) and (b) novel single-stage PFC rectifier with HF isolation and low active component count proposed in [13].

Table I: System Specifications.

| Parameter | Variable | Value | Unit |
| :--- | :--- | ---: | :--- |
| ac voltage (line-to-neutral) | $V_{\mathrm{ac}, \text { rms }}$ | 230 | V |
| ac frequency | $f_{\mathrm{ac}}$ | 50 | Hz |
| dc voltage | $V_{\mathrm{dc}}$ | 400 | V |
| dc output power | $P_{\mathrm{dc}}$ | 2.5 | kW |

Section III presents design guidelines for the specifications in Tab. I and discusses the main system-level trade-offs. Further, Section IV details the control strategy and proposes a startup sequence. Section $\mathbf{V}$ verifies the converter operation with detailed simulation results. Finally, Section VI summarizes the main findings and provides an outlook on future research.

## II. Operating Principle

This section discusses the operating principle of the proposed single-phase PFC rectifier depicted in Fig. 1b. Based on the conceptual voltage and current waveforms provided in Fig. 2, first, the grid current formation and subsequently the HF -isolated power transfer are discussed.

## A. Grid Current Formation

On the grid input side, the converter in Fig. 1b comprises an ac switching cell with two standard power transistors $M_{1}, M_{2}$ with unipolar voltage blocking capability (realized, e.g., with SiC MOSFETs), two capacitors $C_{1}, C_{2}$, and an auxiliary inductor $L_{2}$.
Note that the power transistors $M_{1}$ and $M_{2}$ show opposing blocking voltage directions and thus the capacitor voltages $v_{\mathrm{C} 1}, v_{\mathrm{C} 2}$ are limited to strictly positive and strictly negative
values, respectively. The two power transistors $M_{1}, M_{2}$ are switched complementarily (the two conduction states (i) and (ii) are indicated in Fig. 3), resulting in an instantaneous ac-side switched voltage of

$$
v_{\mathrm{sw}}= \begin{cases}v_{\mathrm{C} 2}<0, & s_{1}=1  \tag{1}\\ v_{\mathrm{C} 1}>0, & s_{1}=0\end{cases}
$$

where $s_{1}$ is the gate signal of switch $M_{1}$. Both capacitor voltages consist of an ac component (impressed by the grid with an amplitude $\frac{\hat{V}_{\text {ac }}}{2}$; see Fig. 2a) and a dc offset voltage $\frac{V_{\text {off }}}{2}$ defining the blocking voltage of the power transistors $M_{1}$ and $M_{2}$ as

$$
\begin{equation*}
V_{\mathrm{off}}=v_{\mathrm{C} 1}-v_{\mathrm{C} 2} \tag{2}
\end{equation*}
$$

The aim of any PFC rectifier is to impress a sinusoidal grid current $i_{\text {ac }}$ in phase with the grid voltage $v_{\text {ac }}$ and with an amplitude $\hat{I}_{\mathrm{ac}}=\frac{2 P_{\mathrm{dc}}}{\hat{\mathrm{V}}_{\mathrm{ac}}}$ as highlighted in Fig. 2d. This is realized here by setting the local average value of the ac-side voltage $v_{\text {sw }}$ (see Fig. 2c) to $\left\langle v_{\mathrm{sw}}\right\rangle \approx v_{\mathrm{ac}}$ (i.e., assuming negligible mainsfrequency voltage drop across $L_{1}$ ) by adjusting the relative on-time $d \in[0,1]$ of the power transistor $M_{1}$ with

$$
\begin{equation*}
d \approx \frac{v_{\mathrm{C} 1}-v_{\mathrm{ac}}}{v_{\mathrm{C} 1}-v_{\mathrm{C} 2}}=\frac{v_{\mathrm{C} 1}-v_{\mathrm{ac}}}{V_{\mathrm{off}}} \tag{3}
\end{equation*}
$$

as shown in Fig. 2b. To maintain grid-current controllability, the ac switching cell is constrained to capacitor voltages $v_{\mathrm{C} 1}(t)>$ $v_{\mathrm{ac}}(t)$ and $v_{\mathrm{C} 2}(t)<v_{\mathrm{ac}}(t)$ according to (1), i.e., is limited to boost operation ${ }^{1}$ with $V_{\text {off }} \geq \hat{V}_{\text {ac }}$ and the resulting minimum duty-cycle margin within a grid period $T_{\text {ac }}$ is defined as

$$
\begin{equation*}
\Delta d=\frac{1}{2}\left(1-\frac{\hat{V}_{\mathrm{ac}}}{V_{\mathrm{off}}}\right) \tag{4}
\end{equation*}
$$

Last, an auxiliary inductor $L_{2}$ balances the voltages of the capacitors $C_{1}$ and $C_{2}$. The current $i_{\mathrm{L} 2}=-i_{\mathrm{L} 1}$ establishes naturally and comprises a Low-Frequency (LF) and an HF component (Fig. 2d).

## B. Isolated High-Frequency Power Transfer

The power circuit in Fig. 1b further comprises an HF transformer (turns-ratio $n$ and ac-input-side related series inductance $L_{\mathrm{s}}$ ), series capacitors $C_{\mathrm{sp}}$ and $C_{\mathrm{ss}}$, and a dc-side half-bridge with the power transistors $M_{3}, M_{4}$. The operation of the ac switching cell performing grid current formation results in a voltage across the power transistor $M_{1}$ of

$$
v_{\mathrm{p}}=\left\{\begin{array}{l}
0, \quad s_{1}=1  \tag{5}\\
V_{\mathrm{off}}, s_{1}=0
\end{array}\right.
$$

which is applied to the series connection of the transformer's primary-side winding and the series capacitor $C_{\mathrm{sp}}$. The series capacitor $C_{\text {sp }}$ blocks the LF voltage component $\left\langle v_{\mathrm{p}}\right\rangle \approx(1-$ $d) \cdot V_{\text {off }} \approx v_{\text {sp }}$ and the HF component $\tilde{v}_{\mathrm{p}}=v_{\mathrm{p}}-\left\langle v_{\mathrm{p}}\right\rangle$ is applied to the transformer as indicated in Fig. 4a.

Similarly, the dc-side voltage $v_{\mathrm{s}} \in\left\{0, V_{\mathrm{dc}}\right\}$ (i.e., the voltage across $M_{3}$ ) comprises an LF $\left\langle v_{\mathrm{s}}\right\rangle$ and an HF component $\tilde{v}_{\mathrm{s}}$. Aiming at a Dual Active Bridge (DAB)-type power transfer, the

[^0]

Fig. 2. Conceptual waveforms of the proposed single-phase PFC rectifier from Fig. 1b for one grid period $T_{\mathrm{ac}}$ with offset voltage $V_{\mathrm{off}}=800 \mathrm{~V}$, transformer turns ratio $n=0.5, V_{\mathrm{dc}}=400 \mathrm{~V}$ and $P_{\mathrm{dc}}=2.5 \mathrm{~kW}$ : (a) Grid voltage $v_{\mathrm{ac}}$, capacitor voltages $v_{\mathrm{C} 1}, v_{\mathrm{C} 2}$ and offset voltage $\frac{V_{\text {off }}}{2}$, (b) duty cycle $d$ and DAB phase shift $g$ (cf. (8)), (c) switched voltage $v_{\mathrm{sw}}$, voltages $v_{\mathrm{ac}}, v_{\mathrm{C} 1}, v_{\mathrm{C} 2}$, (d) LF grid current $i_{\mathrm{ac}}$ and inductor currents $i_{\mathrm{L} 1}, i_{\mathrm{L} 2}$.
transistors $M_{3}, M_{4}$ replicate the primary-side switching pattern but with a Pulse-Width Modulation (PWM) carrier phase shift $g \in[-1,1]$. Fig. 3 highlights the ac-side (i), (ii) and dc-side conduction states (a), (b), resulting in four switching states of the converter. Fig. 4a shows the phase-shifted transformer voltages during two switching periods $T_{\mathrm{sw}}=1 / f_{\mathrm{sw}}$.

The difference between the primary-side voltage $\tilde{v}_{\mathrm{p}}$ and the primary-side-related secondary-side transformer voltage $\tilde{v}_{\mathrm{s}}^{\prime}$ is applied to the transformer series inductance $L_{\mathrm{s}}$ and results in the characteristic trapezoidal transformer current $i_{\mathrm{p}}$ as shown in Figs. 4b,c. To minimize the current stress of the transformer and the power transistors, here the transformer turns ratio $n$ is advantageously selected to match the primary-side voltage $v_{\mathrm{p}}=\left\{0, V_{\text {off }}\right\}$ and secondary-side voltage $v_{\mathrm{s}}=\left\{0, V_{\mathrm{dc}}\right\}$ with

$$
\begin{equation*}
n=\frac{V_{\mathrm{dc}}}{V_{\mathrm{off}}}=\frac{V_{\mathrm{dc}}}{v_{\mathrm{C} 1}-v_{\mathrm{C} 2}} \tag{6}
\end{equation*}
$$

As derived in [13], the absolute value of the HF power flow $\left|p_{t}\right|$ is-similar to a dc-dc DAB converter-defined as

$$
\begin{equation*}
\left|p_{\mathrm{t}}\right|=\frac{V_{\mathrm{off}} V_{\mathrm{dc}}}{2 f_{\mathrm{sw}} L_{\mathrm{s}} n} \cdot\left(2 d(1-d)|g|-g^{2}\right) \tag{7}
\end{equation*}
$$

where $g>0$ results in positive (from the grid to the dc output)

ig. 3. Switching states and conduction paths at the beginning of each time interval in Fig. 4: (i.a) $s_{1}=1, s_{4}=1$, (i.b) $s_{1}=1, s_{3}=1$, (ii.b) $s_{2}=1, s_{3}=1$, (ii.a) $s_{2}=1, s_{4}=1$, where $s_{1} \ldots 4 \in\{0,1\}$ are the gate signals of the corresponding switches. The switches $M_{1}, M_{2}$ are switched complementarily, as are $M_{3}, M_{4}$; note that (i) and (ii) refer to the switching state of the ac-side and (a) and (b) to that of the dc-side.
and and $g<0$ in negative power flow values $p_{\mathrm{t}}$.
In order to allow small ac-side filter capacitors $C_{1}$ and $C_{2}$ (i.e., for HF filtering only), the time-varying grid input power $p_{\text {ac }}=v_{\text {ac }} i_{\text {ac }}$ shown in Fig. 4d needs to be transferred to the dc side, i.e., $p_{\mathrm{t}} \approx p_{\mathrm{ac}} \in\left[0,2 P_{\mathrm{dc}}\right]$ is required. This is realized with an LF time-varying PWM carrier phase shift absolute value

$$
\begin{equation*}
|g|=d-d^{2}-\sqrt{d^{4}-2 d^{3}+d^{2}-\frac{2 f_{\mathrm{sw}} L_{\mathrm{s}}\left|p_{\mathrm{t}}\right| n}{V_{\mathrm{off}} V_{\mathrm{dc}}}} \tag{8}
\end{equation*}
$$

as indicated in Fig. 2b. Note that the maximum HF power transfer is obtained at $|g|=g_{\text {max }}=\Delta d(1-\Delta d)$ (see Fig. 2b) and the equation is valid for $|g|<\min (d, 1-d)$. The resulting instantaneous LF and HF transformer power flow is presented in Fig. 4d and locally resembles that of a dc-dc DAB converter but the local average value varies across the grid period $T_{\text {ac }}$ as intended.

## III. PFC Rectifier Design Guidelines

The goal of this section is to provide detailed design guidelines for the realization of a 2.5 kW converter hardware according to the system specifications in Tab. I by identifying suitable power components, i.e., the characteristic values for the capacitors $C_{1}, C_{2}, C_{\mathrm{sp}}, C_{\mathrm{ss}}, C_{\mathrm{dc}}$, the inductors $L_{1}, L_{2}$, the HF transformer, and the power transistors $M_{1} \ldots M_{4}$. Tab. II summarizes the selected parameters. Here, a typical switching



Fig. 4. Conceptual waveforms for two switching periods $T_{\mathrm{sw}}$ at $t=5 \mathrm{~ms}$ in Fig. 2: (a) DAB voltages (for $n=0.5$ ) $v_{\mathrm{p}}$ (with a $\mathrm{LF}\left\langle v_{\mathrm{p}}\right\rangle$ and HF component $\tilde{v}_{\mathrm{p}}$ ) and $v_{\mathrm{s}}$ (with a LF $\left\langle v_{\mathrm{s}}\right\rangle$ and HF component $\tilde{v}_{\mathrm{s}}$ ). Also indicated are the four switching states (i.a), (i.b), (ii.b) and (ii.a) as illustrated in Fig. 3. (b) LF grid current $i_{\mathrm{ac}}$, inductor currents $i_{\mathrm{L} 1}, i_{\mathrm{L} 2}$ and transformer current $i_{\mathrm{p}}$. Conceptual HF power transfer key waveforms for one grid period $T_{\mathrm{ac}}$ : (c) Transformer current $i_{\mathrm{p}}$, (d) DAB power $v_{\mathrm{p}} \cdot i_{\mathrm{p}}$, input power $p_{\mathrm{ac}}$ and average power $P_{\mathrm{ac}}=P_{\mathrm{dc}}$ (output power).
frequency of $f_{\mathrm{sw}}=72 \mathrm{kHz}$ is considered such that only the $3^{\text {rd }}$ switching-frequency harmonic component at 216 kHz falls within the band starting at 150 kHz where conducted Electromagnetic Interference (EMI) limits apply.

## A. AC Switching Cell Passives

The inductors $L_{1}$ and $L_{2}$ are subject to the same voltage and current stresses, thus, their inductance values are chosen to be identical. The maximum current ripple occurs for $d=0.5$, and to limit the peak (i.e., $1 / 2$ peak-to-peak) HF current ripple $k_{\mathrm{i}, \mathrm{pk}}=20 \%$ relative to the maximum LF inductor current $\hat{I}_{\mathrm{ac}}=$ 15.4 A , the required inductance values can be approximated with

$$
\begin{equation*}
L_{1}=L_{2}=\frac{1}{8} \frac{V_{\mathrm{off}}}{k_{\mathrm{i}, \mathrm{pk}} \cdot \hat{I}_{\mathrm{ac}} \cdot f_{\mathrm{sw}}} . \tag{9}
\end{equation*}
$$

$L_{1}=L_{2}=450 \mu \mathrm{H}$ results for the offset voltage of $V_{\text {off }}=$ 800 V selected in Section III-B.

Table II: Main pfc rectifier parameters.

| Parameter | Variable | Value | Unit |
| :--- | :--- | ---: | :--- |
| Switching frequency | $f_{\mathrm{sw}}$ | 72 | kHz |
| Primary-side inductors | $L_{1}, L_{2}$ | 450 | $\mu \mathrm{H}$ |
| ac-side capacitors | $C_{1}, C_{2}$ | 6 | $\mu \mathrm{~F}$ |
| Offset voltage | $V_{\text {off }}$ | 800 | V |
| Transformer turns ratio | $n$ | 0.5 |  |
| Transformer series/leakage inductance | $L_{\mathrm{s}}$ | 16.5 | $\mu \mathrm{H}$ |
| Transformer magnetizing inductance | $L_{\mathrm{m}}$ | 1.65 | mH |
| Series capacitor ac-side | $C_{\mathrm{sp}}$ | 3 | $\mu \mathrm{~F}$ |
| Series capacitor dc-side | $C_{\mathrm{ss}}$ | 12 | $\mu \mathrm{~F}$ |
| dc capacitor | $C_{\mathrm{dc}}$ | 2 | mF |

Similarly, the capacitors $C_{1}$ and $C_{2}$ are subject to the same voltage and current stresses, and identical capacitance values are required to assure an equal grid voltage sharing. The value of the capacitors $C_{1}=C_{2}$ is chosen such that, first, an HF voltage ripple criterion is met, and, second, the impact on the HF DAB power transfer is negligible.

The first criterion is implemented by a peak HF voltage ripple limit $k_{\mathrm{v}, \mathrm{pk}}=5 \%$ relative to the maximum LF voltage $\hat{V}_{\mathrm{C}}=\frac{1}{2}\left(V_{\text {off }}+\hat{V}_{\text {ac }}\right)$ (see Fig. 2a), i.e.,

$$
\begin{equation*}
C_{1}=C_{2}=\frac{(1-\Delta d) \cdot \hat{I}_{\mathrm{ac}}}{2 k_{\mathrm{v}, \mathrm{pk}} \hat{V}_{\mathrm{C}} f_{\mathrm{sw}}} \tag{10}
\end{equation*}
$$

resulting in a minimum capacitance value of $2.7 \mu \mathrm{~F}$.
The second criterion requires a switching-frequency impedance $Z_{\mathrm{C} 1}\left(f_{\mathrm{sw}}\right)$ substantially below the impedance of the series capacitor $Z_{\mathrm{sp}}\left(f_{\mathrm{sw}}\right)$ and here a minimum ratio $C_{1} / C_{\mathrm{sp}} \geq 2$ is enforced. With a series capacitor of $C_{\mathrm{sp}}=3 \mu \mathrm{~F}$ selected in Section III-B, the second criterion dominates and the required capacitance $C_{1}=C_{2}=6 \mu \mathrm{~F}$ ensures a relative HF peak voltage ripple of only $k_{\mathrm{v}, \mathrm{pk}}<3 \%$.

## B. Isolated High-Frequency Power Transfer

The parameters relevant for the HF DAB power flow need to be selected such that the time-varying power flow $p_{\mathrm{t}} \in\left[0,2 P_{\mathrm{dc}}\right]$ can be assured. There, the ac switching cell offset voltage $V_{\text {off }}$ (2), is a key parameter which impacts the maximally possible DAB power transfer $p_{\mathrm{t}}$ in two ways: Not only does $V_{\text {off }}$ directly influence $p_{\mathrm{t}}$ (7), but $V_{\text {off }}$ also defines the duty cycle margin $\Delta d$ according to (4) (see Fig. 2b, Fig. 5a) and thus-via the maximum PWM carrier phase shift $|g|<\min (d, 1-d) \leq \Delta d-$ indirectly limits the maximally possible DAB power transfer.

Note that the minimum duty cycle margin $\Delta d$ (4) and the maximum required power flow $p_{\mathrm{t}, \text { max }}=p_{\mathrm{ac}, \max }=2 P_{\mathrm{dc}}$ occur simultaneously at $t=5 \mathrm{~ms}$ (see Fig. 2). When maintaining the optimal transformer turns ratio $n$ (6), an upper bound for the series inductance value, $L_{\mathrm{s}, \max }$, can be derived from (7) as

$$
\begin{equation*}
L_{\mathrm{s}, \max }=\frac{V_{\mathrm{off}}^{2}}{2 f_{\mathrm{sw}} p_{\mathrm{t}, \max }} \cdot \Delta d^{2} \cdot(1-\Delta d)^{2} \tag{11}
\end{equation*}
$$

with the maximum peak-power PWM phase shift $\hat{g}=\hat{g}_{\max }=$ $\Delta d(1-\Delta d)$. Further, to avoid extremely low phase shift values $g$ (with potentially negative impact on the power flow controllability due to the impact of delay and PWM interlock times), a lower bound $L_{\mathrm{s}, \min }$ is also derived from (7) by defining a minimum peak-power phase shift $\hat{g}_{\text {min }}$ as

$$
\begin{equation*}
L_{\mathrm{s}, \min }=\frac{V_{\mathrm{off}}^{2}}{2 f_{\mathrm{sw}} p_{\mathrm{t}, \max }} \cdot\left(2 \Delta d\left|\hat{g}_{\min }\right|-2 \Delta d^{2}\left|\hat{g}_{\min }\right|-\hat{g}_{\mathrm{min}}^{2}\right) \tag{12}
\end{equation*}
$$

Table III: Considered Power Transistors.

| Pt. Number | Ref. | Rated Volt. | $R_{\text {nom }}$ |
| :--- | :---: | :---: | :--- |
| C3M0016120K | $[16]$ | 1200 V | $16 \mathrm{~m} \Omega$ |
| C3M0010090K | $[17]$ | 900 V | $10 \mathrm{~m} \Omega$ |
| IMZA65R027M1H | $[18]$ | 650 V | $27 \mathrm{~m} \Omega$ |

Here, $\hat{g}_{\text {min }}=5 \%$ is considered, which corresponds to a time interval of 700 ns (for $f_{\mathrm{sw}}=72 \mathrm{kHz}$ ). However, the choice of $g_{\text {min }}$ ultimately depends on the clock frequency of the controller and might need to be increased to ensure sufficient power flow resolution.

Fig. 5b depicts $L_{\mathrm{s}, \min }$ and $L_{\mathrm{s}, \max }$ as a function of the offset voltage $V_{\text {off }}$, thus defining the design space for the series inductance $L_{\mathrm{s}}$ which is ideally realized by the transformer leakage inductance and can be tuned as explained in [14], [15]; note that a typical ratio of transformer leakage and magnetizing inductance of $L_{\mathrm{s}} / L_{\mathrm{m}}=1 \%$ is considered.

Figs. 5c,d further investigate the resulting rms and peak transformer currents $I_{\mathrm{p}, \mathrm{rms}}$ and $\hat{I}_{\mathrm{p}}$, respectively, depending on the offset voltage $V_{\text {off }}$ and the selection of the (relative) series inductance $L_{\mathrm{s}} / L_{\mathrm{s}, \max }$. Note that designs with $L_{\mathrm{s}}<L_{\mathrm{s}, \min }$ are greyed out. As can be observed, the transformer current stresses (which also define the power transistor current stresses in the ac switching cell, i.e., in $M_{1}, M_{2}$ ) can be minimized by a high offset voltage $V_{\text {off }}$ and a low series inductance value $L_{\mathrm{s}}=L_{\mathrm{s}, \min }$, which corresponds to short transformer current direction-reversal intervals (i.a) and (ii.b) in Fig. 4. However, the blocking voltage of the power transistors $M_{1}, M_{2}$ is defined by $V_{\text {off }}$ and thus, a trade-off exists between transformer / power transistor current stresses and the power transistor voltage stresses / switching losses, which is investigated in detail in

## Section III-C.

In order to assure DAB-type power transfer, the series capacitors $C_{\mathrm{sp}}, C_{\mathrm{ss}}$ (Fig. 1b) must show negligible impedance at the switching frequency $f_{\text {sw }}$ compared to the transformer series inductance $L_{\mathrm{s}}$. Here, a factor of 10 in impedance difference is considered, i.e., $Z_{\mathrm{Ls}}\left(f_{\mathrm{sw}}\right)=10 \cdot Z_{\mathrm{Csp}}\left(f_{\mathrm{sw}}\right)$, resulting in $C_{\mathrm{sp}}=3 \mu \mathrm{~F}$ for $L_{\mathrm{s}}=16.5 \mu \mathrm{H}$ selected in Section III-C. The same value is chosen for the primaryside related secondary-side series capacitor $C_{\mathrm{ss}}^{\prime}=\frac{1}{n^{2}} C_{\mathrm{ss}}$, thus resulting in $C_{\mathrm{ss}}=12 \mu \mathrm{~F}$ for the selected optimum transformer turns ratio of $n=0.5$ (6).

## C. Power Transistors

As discussed, there exists a trade-off between the transformer current stresses and the ac-side power transistor voltage stresses. Further, the transformer current $i_{\mathrm{p}}$ directly influences the current stresses of the power transistors $M_{1} \ldots M_{4}$ as

$$
\begin{align*}
i_{\mathrm{M} 1} & =s_{1} \cdot\left(i_{\mathrm{L} 1}-i_{\mathrm{L} 2}-i_{\mathrm{p}}\right) \approx s_{1} \cdot\left(2 i_{\mathrm{ac}}-i_{\mathrm{p}}\right)  \tag{13}\\
i_{\mathrm{M} 2} & =s_{2} \cdot\left(-i_{\mathrm{L} 1}+i_{\mathrm{L} 2}+i_{\mathrm{p}}\right) \approx s_{2} \cdot\left(-2 i_{\mathrm{ac}}+i_{\mathrm{p}}\right)  \tag{14}\\
i_{\mathrm{M} 3} & =s_{3} \cdot\left(-i_{\mathrm{s}}\right)=s_{3} \cdot\left(i_{\mathrm{p}} \cdot \frac{1}{n}\right)  \tag{15}\\
i_{\mathrm{M} 4} & =s_{4} \cdot\left(i_{\mathrm{s}}\right)=s_{4} \cdot\left(-i_{\mathrm{p}} \cdot \frac{1}{n}\right) \tag{16}
\end{align*}
$$

where $s_{1} \ldots 4 \in\{0,1\}$ are the corresponding gate signals.
Thus, there exists a trade-off between the power transistor conduction and switching losses which both depend on the


Fig. 5. Design guidelines for the selection of a suitable transformer leakage inductance (the considered circuit specifications are $V_{\mathrm{ac}, \mathrm{rms}}=230 \mathrm{~V}$ (line-toneutral), $f_{\mathrm{ac}}=50 \mathrm{~Hz}, V_{\mathrm{dc}}=400 \mathrm{~V}, P_{\mathrm{ac}}=2.5 \mathrm{~kW}$ and $f_{\mathrm{sw}}=72 \mathrm{kHz}$ ): Impact of the offset voltage $V_{\text {off }}$ on (a) minimum $d_{\text {min }}$ and maximum $d_{\text {max }}$ values of the duty cycle $d$ within one grid period, (b) maximum and minimum value for the transformer series inductance $L_{\mathrm{s}}$. (c) and (d) further investigate the rms and maximum peak transformer currents $I_{\mathrm{p}, \mathrm{rms}}$ and $\hat{I}_{\mathrm{p}}$, respectively, in dependence of the offset voltage $V_{\text {off }}$ and the relative series inductance $\frac{L_{\mathrm{s}}}{L_{\mathrm{s}}}$ (the maximum tolerable offset voltages $V_{\text {off }}$ for 900 V as well as 1.2 kV SiC MOSFETs considering a $33 \%$ blocking voltage margin are highlighted).
selected transformer series inductance $L_{\mathrm{s}}$ and the ac switching cell offset voltage $V_{\text {off }}$. To determine the optimum offset voltage $V_{\text {off }}$ resulting in minimum total power transistor losses (i.e., including the conduction and switching losses of the ac-side $M_{1}, M_{2}$ and dc-side $M_{3}, M_{4}$ power transistors), a power transistor chip area optimization is done for various offset voltages $V_{\text {off }}$ and leakage inductance values $L_{\mathrm{s}} \in\left[L_{\mathrm{s}, \min }, L_{\mathrm{s}, \max }\right]$.

The considered SiC power MOSFETs are listed in Tab. III where also the corresponding sources for accurate calorimetric switching loss measurement data are given. Depending on the offset voltage, either $900 \mathrm{~V}\left(\mathrm{C} 3 \mathrm{M} 0010090 \mathrm{~K} ; V_{\text {off }} \leq 600 \mathrm{~V}\right)$ or $1.2 \mathrm{kV}\left(\mathrm{C} 3 \mathrm{M} 0016120 \mathrm{~K} ; V_{\text {off }} \leq 800 \mathrm{~V}\right)$ are considered for the realization of the ac-side switches $M_{1}, M_{2}$ to assure a $33 \%$ blocking voltage margin. Note that, similar to a conventional half-bridge configuration, the voltage across $M_{1}$ and $M_{2}$ is well defined and a compact power commutation loop is formed by the capacitors $C_{1}$ and $C_{2}$ (see Fig. 1b). The number of parallel-connected power transistors devices for the realization of $M_{1}$ and $M_{2}$ is varied with $N_{\text {par }} \in[0.5,4]$ to explore the trade-off between switching and conduction losses. Values $N_{\text {par }}<1$ are also considered to account for the availability of power transistors with higher on-state resistance values based on the same technology.

The dc-side power transistors $M_{3}, M_{4}$ are blocking the dc output voltage $V_{\mathrm{dc}}=400 \mathrm{~V}$ (independently of the offset voltage $V_{\text {off }}$ ), and 650 V SiC MOSFET technology (IMZA65R027M1H) can be considered. As the dc-side power transistors are fully soft switched, the switching losses are extremely low and it is advantageous to maximize the chip area within economic limits. Thus, the lowest on-state resistance available (for the considered series) in a single TO-247-4 package (IMZA65R015M2H) of $14.5 \mathrm{~m} \Omega$ is selected for $M_{3}$, $M_{4}$ ( $N_{\text {par }}=1.86$ with respect to IMZA65R027M1H).

Fig. 6a shows the resulting minimum total conduction and switching losses of the power transistors $M_{1} \ldots M_{4}$ (i.e., resulting with optimum $N_{\text {par }}$ for the ac-side power transistors $M_{1}$ and $M_{2}$ ) in dependence of the offset voltage $V_{\text {off }}$ and leakage inductance values $L_{\mathrm{s}}$, where a constant power transistor junction temperature of $120^{\circ} \mathrm{C}$ is assumed. Note that only values $V_{\text {off }} \geq 400 \mathrm{~V}$ are displayed to avoid excessively high current stresses and losses. As can be observed, the power transistor losses are minimum when selecting $L_{\mathrm{s}}=L_{\mathrm{s}, \min }$ across the entire range of $V_{\text {off }}$ due to the reduced transformer current stresses (see Figs. 5c,d).

Thus, Fig. 6b considers $L_{\mathrm{s}}=L_{\mathrm{s}, \min }$ (i.e., minimal losses) and, for each offset voltage level $V_{\text {off }}$, further details the optimal on-state resistance $R_{\mathrm{ds}, \text { on }}=R_{\mathrm{nom}} / N_{\text {par }}$ of the ac-side power transistors, and the corresponding calculated conduction $P_{\mathrm{c}}$ and switching losses $P_{\mathrm{sw}}$ of the ac-side ( $M_{1}, M_{2}$ ) and dc-side $\left(M_{3}, M_{4}\right)$ power transistors. As can be observed, the switching and conduction losses of the dc-side power transistors $M_{3}, M_{4}$ continuously drop with increasing offset voltage $V_{\text {off }}$ due to the lower current stresses (see Figs.5c,d). Due to the hard-switching operation, the losses of the ac-side transistors $M_{1}, M_{2}$ are substantially higher than the dc-side losses. The ac switching cell losses also initially decrease rapidly due to the decrease in current stresses (also allowing to utilize smaller chip areas
and/or increasing values of $R_{\mathrm{ds}, \text { on, ac }}$ with associated lower hardswitching losses) as the offset voltage $V_{\text {off }}$ increases. A step in losses by approximately -5 W results at $V_{\text {off }}=600 \mathrm{~V}$ which is the boundary of the 900 V and the 1.2 kV SiC MOSFET technology. Note that surprisingly the 1.2 kV MOSFET shows superior performance in this application which might be related to the fact that the considered 900 V MOSFETs evaluated in [17] are engineering samples which may not yet meet the theoretical switching loss performance target. For voltages $V_{\text {off }}>600 \mathrm{~V}$ the losses marginally increase again due to increasing switching losses with higher switched voltage ( $V_{\text {off }}$ ). Finally, an offset voltage of $V_{\text {off }}=800 \mathrm{~V}$ is selected as, first, a good utilization of the 1.2 kV SiC MOSFET technology results and the optimal on-state resistance $R_{\mathrm{ds}, \mathrm{on}, \mathrm{ac}}=16 \mathrm{~m} \Omega$ can be realized without parallel connecting several discrete devices ( $N_{\text {par }}=1$ ), and second, an optimum transformer turns ratio $2: 1$ ( $n=0.5$ (6)) results.

The corresponding ideal transformer leakage inductance $L_{\mathrm{s}}=L_{\mathrm{s}, \min }=16.5 \mu \mathrm{H}$ is highlighted with a blue marker in Figs. $5 \mathbf{c}, \mathbf{d}$, resulting in $\hat{I}_{\mathrm{p}}=24.1 \mathrm{~A}$ and $I_{\mathrm{p}, \mathrm{rms}}=8.9 \mathrm{~A}$. The total calculated power transistor losses of $M_{1} \ldots M_{4}$ at nominal load are about 46 W and correspond to an expected semiconductor efficiency of $98.2 \%$.

## D. DC-Link

Assuming a constant output power $P_{\mathrm{dc}}=P_{\mathrm{ac}}$, the twice-gridfrequency energy variation buffered by the dc-link capacitor $\Delta E_{\mathrm{dc}}$ can be expressed by

$$
\begin{equation*}
\Delta E_{\mathrm{dc}}=\frac{\frac{1}{2} \hat{V}_{\mathrm{ac}} \hat{I}_{\mathrm{ac}}}{2 \pi f_{\mathrm{ac}}} \tag{17}
\end{equation*}
$$

To maintain a maximum peak-to-peak dc-link voltage variation $\Delta V_{\mathrm{dc}}=10 \mathrm{~V}$ (i.e., $V_{\mathrm{dc}} \in[395 \mathrm{~V}, 405 \mathrm{~V}]$ ), the required dc-link capacitance can be approximated with

$$
\begin{equation*}
C_{\mathrm{dc}} \approx \frac{\Delta E_{\mathrm{dc}}}{V_{\mathrm{dc}} \Delta V_{\mathrm{dc}}}=2 \mathrm{mF} \tag{18}
\end{equation*}
$$

## E. Performance Analysis

The calculated power semiconductor efficiency is $98.2 \%$ (see above). The total losses of the inductors and the transformer, are highly dependent on the specific realization of the components and a trade-off exists between compactness and efficiency of these passives [19], [20]. Aiming at a rough performance estimation, the losses relative to the processed power are estimated as $1 \%$ for the transformer and $0.5 \%$ for each inductor $L_{1}$ and $L_{2}$. The losses of the filter capacitors $C_{1}, C_{2}$ and series capacitors $C_{\mathrm{sp}}, C_{\mathrm{ss}}$ are assessed assuming a loss tangent $\tan (\delta)=0.1 \%$. It is conservatively assumed that the entire HF rms capacitor current of 12.9 A for the filter capacitors $C_{1}$, $C_{2}$ occurs at the switching frequency $f_{\text {sw }}$, resulting in losses below 100 mW in each capacitor. The losses of the series capacitors $C_{\mathrm{sp}}(8.8 \mathrm{~A})$ and $C_{\mathrm{ss}}(17.9 \mathrm{~A})$ are assessed in the same way and also result below 100 mW . For the dc output capacitor $C_{\mathrm{dc}}$, the LF losses at $2 f_{\text {ac }}$ are calculated assuming an electrolytic capacitor with $\tan (\delta)=0.1$ and result in 1.6 W . Considering further auxiliary losses (controller, measurement circuitry, gate drives, fans) of 5 W , the estimated losses at the nominal load of 2.5 kW total to 103 W corresponding to an overall efficiency of about $95.9 \%$.


Fig. 6. Chip area optimization for the realization of the ac-side $M_{1}, M_{2}$ and dc-side $M_{3}, M_{4}$ power transistors. The considered SiC MOSFETs and references to the loss models are listed in Tab. III. A constant junction temperature of $120^{\circ} \mathrm{C}$ is assumed for the calculation. (a) Minimum total power transistor losses (switching and conduction) of $M_{1} \ldots M_{4}$ depending on the offset voltage $V_{\text {off }}$ and the relative leakage inductance $L_{\mathrm{s}} / L_{\mathrm{s}, \max }$. (b) Detailed switching $P_{\mathrm{sw}}$ and conduction $P_{\mathrm{c}}$ loss distribution, and optimum on-state resistances $R_{\mathrm{ds}, \text { on }}$ for the ac- and dc-side transistors depending on $V_{\text {off }}$ for $L_{\mathrm{s}}=L_{\mathrm{s}, \min }$. Note that $R_{\mathrm{ds}, \mathrm{on}, \mathrm{dc}}=$ const.

This is similar to the $95.6 \%$ that have been reported for a single-stage isolated ac-dc Ćuk converter [21], which can also be realized with only four switches. Comparing with state-of-the-art systems, e.g. the combination of [22] with [23] or the single-stage system [6], which achieve an overall efficiency of about $98 \%$, the trade-off between high efficiency (Fig. 1a) and lower active-component-count (Fig. 1b) becomes apparent, even if a detailed comparison should consider systems with similar power density.

## IV. Control

To realize a sinusoidal grid current $i_{\mathrm{ac}}$ and dc output voltage control, three control loops are required as highlighted in Fig. 7: The dc output voltage PI controller defines an (average) power reference depending on the instantaneous dc output voltage error $V_{\mathrm{dc}}-V_{\mathrm{dc}}^{*}$, which is translated into a sinusoidal grid current reference $i_{\mathrm{ac}}^{*}$ in phase with the grid voltage $v_{\mathrm{ac}}$ via a reference


Fig. 7. Control scheme for the novel single-stage PFC rectifier with highfrequency isolation from Fig. 1b. Highlighted are the three controllers for the output voltage (blue, with PI gains $k_{\mathrm{p}, \mathrm{dc}}=0.109 \mathrm{~A} / \mathrm{V}, k_{\mathrm{i}, \mathrm{dc}}=3.95 \mathrm{~A} / \mathrm{Vs}$ ), the grid current (red, with gain $k_{\mathrm{p}, \text { grid }}=20.4 \mathrm{~V} / \mathrm{A}$ ), and the offset voltage (grey, with PI gains $k_{\mathrm{p}, \text { off }}=0.0117 \mathrm{~W} / \mathrm{V}^{2}, k_{\mathrm{i}, \text { off }}=30.5 \mathrm{~W} / \mathrm{V}^{2} \mathrm{~s}$ ).
conductance $G^{*}$. The grid current $i_{\text {ac }}$ is tracked by means of a simple proportional controller which marginally adjusts the duty cycle $d$ (defining the relative on-time of $M_{1}$ ) from its feed-forward value defined in (3). A third control loop adjusts the PWM carrier phase-shift $g$ to assure that the offset voltage $V_{\text {off }}=v_{\mathrm{C} 1}-v_{\mathrm{C} 2}$ is equal to its reference value $V_{\text {off }}^{*}=800 \mathrm{~V}$, using the grid input power reference $p_{\text {ac }}=i_{\text {ac }}^{*} v_{\text {ac }}$ as a feedforward term. Essentially, regulating the offset voltage to a constant value ensures that the characteristic single-phase power flow pulsating with twice the mains frequency is transferred to the dc output, where the fluctuation is buffered in $C_{\mathrm{dc}}$ as discussed above. Note that a single controller is sufficient to control the offset voltage as the auxiliary inductor $L_{2}$ assures an equal offset voltage sharing of $V_{\text {off }} / 2$ of capacitors $C_{1}$ and $C_{2}$.

## V. Simulation Results

To verify the proposed converter concept, a detailed circuit simulation, including closed-loop control and using the parameters from Tab. II has been implemented in PLECS. Fig. 8 depicts the resulting main converter waveforms for operation in the $50 \mathrm{~Hz}, 230 \mathrm{~V}$ (rms, line-to-neutral) European single-phase ac grid where a sinusoidal grid current and unity power factor can be observed. A load step from $P_{\mathrm{ac}}=2.5 \mathrm{~kW}$ to $P_{\mathrm{ac}}=1.25 \mathrm{~kW}$ is applied at around $t=25 \mathrm{~ms}$ and the controller rapidly tracks the new power reference while maintaining stable offset $V_{\text {off }}$ and dc output $V_{\mathrm{dc}}$ voltage.


Fig. 8. Simulated waveforms during two mains periods with $V_{\text {ac, rms }}=230 \mathrm{~V}$ (line-to-neutral), $f_{\mathrm{ac}}=50 \mathrm{~Hz}, V_{\mathrm{dc}}=400 \mathrm{~V}$ and the converter parameters listed in Tab. II. The dc-side load is modeled by a controlled current source which adjusts the dc load current $I_{\mathrm{dc}}$ from 6.25 A to 3.125 A (corresponding to a power change from 2.5 kW to 1.25 kW ) at $t=25 \mathrm{~ms}$. (a) Input $v_{\mathrm{ac}}$, output $V_{\mathrm{dc}}$ and offset voltage $V_{\mathrm{off}}$, (b) inductor $i_{\mathrm{L} 1}, i_{\mathrm{L} 2}$ and grid current $i_{\mathrm{ac}}$, and (c) primary-side transformer current $i_{\mathrm{p}}$ and grid current $i_{\mathrm{ac}}$.

Simulation results of the system startup are presented in Fig. 9. Before connecting the PFC rectifier to the grid, all capacitors are discharged and no power is available for the control circuits, and thus we propose a safe and fast fourstep converter startup sequence. At time $t_{0}=0 \mathrm{~ms}$ (where $v_{\mathrm{ac}}=\hat{V}_{\mathrm{ac}}$ ), the rectifier is connected to the grid voltage via a precharge resistor $R_{\text {pre }}=20 \Omega$, which limits the inrush current to $<20 \mathrm{~A}$, and an offset voltage $V_{\text {off }}=\hat{V}_{\text {ac }}$ naturally establishes. Note that at this point no load is connected at the dc output terminals. At $t_{1}=20 \mathrm{~ms}$ the precharge resistor is bypassed, and the grid current controller and the dc output voltage controller are activated. Note that here only the PWM signals of the ac switching cell $M_{1}$ and $M_{2}$ are enabled, while $M_{3}$ and $M_{4}$ remain off and their body diodes act as a passive rectifier. The output voltage reference $V_{\mathrm{dc}}^{*}$ is ramped up from 0 V to the nominal voltage of 400 V during 200 ms . This leads to an increase in the offset voltage $V_{\text {off }}$, which is not yet actively controlled and thus shows a $2 f_{\text {ac }}$ voltage fluctuation due to the single-phase grid power pulsation. At $t_{2}=160 \mathrm{~ms}$, $V_{\text {off }}$ exceeds the threshold value of 700 V and PWM signals of the dc-side power transistors $M_{3}$ and $M_{4}$, and the offset voltage regulator are activated such that a DAB-type HF power transfer results. The offset voltage is rapidly regulated to the set point of 800 V and the dc voltage ramp is continued in parallel. Finally, at $t_{3}=225 \mathrm{~ms}$ the nominal dc output voltage

ig. 9. Startup sequence; details see text. (a) Input voltage $v_{\mathrm{ac}}$, capacitor voltages $v_{\mathrm{C} 1}$ and $v_{\mathrm{C} 2}$, (b) offset voltage $V_{\mathrm{off}}$ and output voltage $V_{\mathrm{dc}}$, and (c) transformer current $i_{\mathrm{p}}$ and grid current $i_{\mathrm{ac}}$.
of 400 V is reached. Then, the load current/power is ramped up to the nominal power of 2.5 kW within two grid periods.

## VI. Conclusion

Single-phase PFC rectifiers supplying a dc bus voltage common for several variable speed motor drive inverters should not only provide galvanic isolation but also allow for bidirectional power flow. State-of-the-art topologies usually suffer from either high active component count and/or a two-stage power conversion. To overcome these shortcomings, this paper presents a single-stage single-phase PFC rectifier with integrated HF galvanic isolation. The topology has been proposed in [13], however without providing a detailed analysis of the converter design and realization aspects. Thus, in this paper, the operating principle is discussed in depth. Detailed design guidelines for the dimensioning of the main power components for a 2.5 kW prototype system are provided. Based on a power transistor chiparea optimization, a nominal semiconductor efficiency of $98 \%$ is expected; and the estimated total system efficiency is close to $96 \%$, i.e., in line with other low-active-component-count topologies [21], and, compared to other state-of-the-art systems, this efficiency highlights the trade-off between performance and active component count. Last, a closed-loop control and system start-up strategy is proposed and verified by means of detailed circuit simulations, thus paving the way for a prototype realization to experimentally verify the predicted performance metrics.

## REFERENCES

[1] C.-Y. Yang, F.-Y. Wu, and Y.-M. Chen, "Comparison of high power density AC/DC converters," in Proc. Asian Conf. Energy, Power Transp. Electrific. (ACEPT), Singapore, Oct. 2016.
[2] M. M. Swamy and C. Guddanti, "An improved single-phase active-frontend rectifier system for use with three-phase variable-frequency drives," IEEE Trans. Ind. Appl., vol. 51, no. 2, pp. 1732-1742, Mar. 2015.
[3] X. Dan Gumera, A. Caberos, and S.-C. Huang, "Design and implementation of a high efficiency cost effective EV charger using LLC resonant converter," in Proc. Asian Conf. Energy, Power, Transp. Electrific. (ACEPT), Singapore, Oct. 2017.
[4] K. Zhou, S. Zheng, N. Jin, and D. Sun, "Two-stage isolated bidirectional on-board charger and control technology," Int. J. Elect. Hybrid Veh., vol. 13, no. 3-4, pp. 362-386, Jan. 2021.
[5] E. Pantaleon, D. S. Y. Rosas, and R. Espinoza, "Modulation and control strategy for an isolated and bidirectional two-stage DC-AC converter with a high ripple on the DC-link to interface battery with the single-phase grid," in Proc. Int. Symp. Power Electron. Distr. Gen. Syst. (PEDG), Chicago, IL, USA, Jun. 2021.
[6] F. Jauch and J. Biela, "Single-phase single-stage bidirectional isolated ZVS AC-DC converter with PFC," in Proc. Int. Power Electron. Motion Contr. Conf. (EPE/PEMC), Novi Sad, Serbia, Sep. 2012.
[7] E. L. Carvalho, A. Blinov, A. Chub, and D. Vinnikov, "Overview of single-stage isolated AC-DC topologies for interfacing DC and AC grids," in Proc. Int. Symp. Power Electron. Distr. Gen. Syst. (PEDG), Kiel, Germany, Jun. 2022.
[8] U. R. Prasanna, A. K. Singh, and K. Rajashekara, "Novel bidirectional single-phase single-stage isolated AC-DC converter with PFC for charging of electric vehicles," IEEE Trans. Transp. Electrific., vol. 3, no. 3, pp. 536-544, Sep. 2017.
[9] S. Ćuk, "98\% efficient single-stage AC/DC converter topologies," Power Electron. Europe, no. 4, Jun. 2011. [Online]. Available: https://power-mag.com/pdf/issuearchive/46.pdf
[10] M. Khatua, A. Kumar, S. Pervaiz, S. Chakraborty, and K. K. Afridi, "High-performance single-stage universal-input isolated AC-DC converter utilizing an impedance control network," in Proc. Energy Convers. Congr. Expo. (ECCE USA), Detroit, MI, USA, Oct. 2020, pp. 1565-1570.
[11] B. J. Pierquet and D. J. Perreault, "A single-phase photovoltaic inverter topology with a series-connected power buffer," in Proc. Energy Convers. Congr. Expo. (ECCE USA), Atlanta, GA, USA, Sep. 2010, pp. 28112818.
[12] D. Sal Y Rosas, J.-P. Ferrieux, and D. Frey, "Single stage insulated bidirectional DC/AC converter with phase shift modulation, design and control," in Proc. Int. Conf. Power Electron. (CIEP), Guanajuato, Mexico, Jun. 2016, pp. 198-203.
[13] M. Leibl, J. Huber, D. Menzi, and J. W. Kolar, "Synthesis of low-switchcount power converter topologies," in Proc. Int. Conf. Power Electron. (ICPE/ECCE Asia), Jeju Island, Korea, May 2023, pp. 241-250.
[14] X. Guo, C. Li, Z. Zheng, and Y. Li, "A simple and accurate leakage inductance adjustment method for medium frequency transformer," in Proc. Energy Convers. Congr. Expo. (ECCE USA), Vancouver, BC, Canada, Oct. 2021, pp. 5501-5506.
[15] R. Schlesinger and J. Biela, "Leakage inductance modelling of transformers: Accurate and fast models to scale the leakage inductance per unit length," in Proc. Europ. Conf. Power Electron. Appl. (EPE/ECCE Europe). Lyon, France: IEEE, Sep. 2020.
[16] D. Zhang, M. Guacci, M. Haider, D. Bortis, J. W. Kolar, and J. Everts, "Three-phase bidirectional buck-boost current DC-link EV battery charger featuring a wide output voltage range of 200 to 1000 V," in Proc. Energy Convers. Congr. Expo. (ECCE USA), Detroit, MI, USA, Oct. 2020, pp. 4555-4562.
[17] J. A. Anderson, C. Gammeter, L. Schrittwieser, and J. W. Kolar, "Accurate, calorimetric switching loss measurement for $900 \mathrm{~V} 10 \mathrm{~m} \Omega \mathrm{SiC}$ mosfets," IEEE Trans. Power Electron., vol. 32, no. 12, pp. 8963-8968, Dec. 2017.
[18] M. Haider, J. A. Anderson, N. Nain, G. Zulauf, J. W. Kolar, D. Xu, and G. Deboy, "Analytical calculation of the residual ZVS losses of TCMoperated single-phase PFC rectifiers," IEEE Open J. Power Electron., vol. 2, pp. 250-264, 2021.
[19] S. Zhao, Q. Li, F. C. Lee, and B. Li, "High-frequency transformer design, for modular power conversion from medium-voltage AC to 400 VDC," IEEE Trans. Power Electron., vol. 33, no. 9, pp. 7545-7557, Sep. 2018.
[20] C. R. Sullivan, B. A. Reese, A. L. F. Stein, and P. A. Kyaw, "On size and magnetics: Why small efficient power inductors are rare," in Proc. Int. Symp. 3D Power Electron. Integr. Manufact. (3D-PEIM), Raleigh, NC, USA, Jun. 2016.
[21] D. Bortis, L. Fässler, and J. W. Kolar, "Comprehensive analysis and comparative evaluation of the isolated true bridgeless Cuk single-phase PFC rectifier system," in Proc. Workshop on Control Model. Power Electron. (COMPEL), Salt Lake City, UT, USA, Jun. 2013.
[22] S. Kampl and R. Garcia, "2500 W full-bridge totem-pole power factor correction using CoolGaN," Infineon, Tech. Rep., Nov. 2018. [Online]. Available: https://www.infineon.com/cms/en/product/evaluation-boards/ eval_2500w_pfc_gan_a/
[23] R. Gadelrab, A. Nabih, F. C. Lee, and Q. Li, "LLC resonant converter with $99 \%$ efficiency for data center server," in Proc. Appl. Power Electron. Conf. Expo. (APEC), Phoenix, AZ, USA, Jun. 2021, pp. 310-319.


[^0]:    ${ }^{1}$ Note that this limit only applies to the relationship between the grid voltage amplitude $\hat{V}_{\text {ac }}$ and the (internal) offset voltage $V_{\text {off }}$. However, the dc output voltage $V_{\mathrm{dc}}$ can be freely selected to any value larger or smaller than $\hat{V}_{\mathrm{ac}}$, i.e., the system shows buck-boost capability.

